迅维网

查看: 975|回复: 0
打印 上一主题 下一主题

Intel chipset 6 series _ deep sleep state.

[复制链接]
跳转到指定楼层
1#
发表于 2018-4-27 23:38:23 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式 来自: 尼泊尔 来自 尼泊尔

马上注册,获取阅读精华内容及下载权限

您需要 登录 才可以下载或查看,没有帐号?注册

x
Intel has introduced another sleep state towards Intel chipset 6 series known as deep sleep state.

Now our board with Intel chipset 6 has four wells,
1. RTC well.
2. Deep sleep well.
3. Suspend well.
And  
4. Core well.
Deep sleep well is brought to save more power. Because EC release S5_ON, when deep sleep well meet its conditions and communicate to EC for further proceedings.

How does it work?
PCH got another section which is known as DSW. As it receives the power from the same source RTC VCC and DSW power good (or designed by
vender .) 1. PCH releases SUSWARN# signal for the EC.
2. EC acknowledges back through SUS_ACK#. That I am ready to release the s5_on signal.  
3. Then PCH sends the signal SLP_SUS# to EC controller.

These all # signals must be high while turning on the board.

And EC releases the S5_ON signal for The further proceedings.


您需要登录后才可以回帖 登录 | 注册

本版积分规则

快速回复 返回顶部 返回列表
附近
店铺
微信扫码查看附近店铺
维修
报价
扫码查看手机版报价
信号元
件查询
点位图 AI维修
助手



芯片搜索

快速回复